

**LAPORAN PRAKTIKUM
PENGANTAR SISTEM DIGITAL**



DOSEN : Arif Rifai Dwiyanto, ST., MTI

Oleh:

Muhammad Rafli Rizkyanto

202410715176

**FAKULTAS ILMU KOMPUTER
PROGRAM STUDI INFORMATIKA
UNIVERSITAS BHAYANGKARA JAKARTA RAYA
2025**

Tujuan:

1. Memahami konsep kerja Multiplexer (MUX) dan Demultiplexer (DEMUX).
 2. Mampu merancang dan mensimulasikan (MUX) dan (DEMUX) menggunakan Logisim.
-

Pendahuluan

- **Multiplexer:** Rangkaian logika yang memilih salah satu dari banyak input untuk diteruskan ke output tunggal berdasarkan kombinasi sinyal kontrol (select lines).
 - **Demultiplexer:** Rangkaian logika yang mengarahkan satu input ke salah satu dari banyak output berdasarkan kombinasi sinyal kontrol.
-

Langkah-Langkah Praktikum

1. Multiplexer

- N-to-1 Multiplexer: Rangkaian yg memiliki N input, $\log_2(N)$ select lines, dan 1 output.
- Contoh: 4-to-1 Multiplexer
 - Input : D_0, D_1, D_2, D_3
 - Select Lines : S_0, S_1
 - Output : Y.
- Ekspresi logika output:


$$Y = (\overline{S_1} \cdot \overline{S_0} \cdot I_0) + (\overline{S_1} \cdot S_0 \cdot I_1) + (S_1 \cdot \overline{S_0} \cdot I_2) + (S_1 \cdot S_0 \cdot I_3)$$

Tabel Kebeneran


S_1	S_0	Output Y
0	0	D_0
0	1	D_1
1	0	D_2
1	1	D_3

Implementasi di Logisim


Nama: Muhammad Rafli Rizkyanto
NPM: 202410715176
Praktikum4




Nama: Muhammad Rafli Rizkyanto
NPM: 202410715176
Praktikum4



Nama: Muhammad Rafli Rizkyanto
NPM: 202410715176
Praktikum4



Nama: Muhammad Rafli Rizkyanto
NPM: 202410715176
Praktikum4



2. Demultiplexer

- 1-to-N Demultiplexer: Rangkaian yg memiliki 1 input, $\log_{f02}(N)\log_2(N)\log_2(N)$ select lines, dan NNN output.
- Contoh: 1-to-4 Demultiplexer
 - input: 1
 - Select Lines: S0,S1
 - Output: O0,O1,O2,O3.
- Ekspresi logika output:

$$O_0 = \overline{S_1} \cdot \overline{S_0} \cdot I$$

$$O_1 = \overline{S_1} \cdot S_0 \cdot I$$





$$O_2 = S_1 \cdot \overline{S_0} \cdot I$$

$$O_3 = S_1 \cdot S_0 \cdot I$$

Tabel Kebenaran


S_1	S_0	Output O_0	Output O_1	Output O_2	Output O_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

Implementasi di Logisim



Implementasi Gabungan Multiplexer-Demultiplexer

Nama: Muhammad Rafli Rizkyanto
NPM: 202410715176
Praktikum4



Tugas Multiplexer 8-to-1



- N-to-1 Multiplexer: Rangkaian yg memiliki N input, $\log_2(N)$ select lines, dan 1 output.
- Contoh: 8-to-1 Multiplexer
 - Input : D0,D1,D2,D3,D4,D5,D6,D7
 - Select Lines : S0,S1,S2
 - Output : Y.
- Ekspresi logika Output:





$$Y = (\overline{S_2} \cdot \overline{S_1} \cdot \overline{S_0} \cdot D_0) + (\overline{S_2} \cdot \overline{S_1} \cdot S_0 \cdot D_1) + (\overline{S_0} \cdot S_1 \cdot \overline{S_0} \cdot D_2) + (\overline{S_2} \cdot S_1 \cdot \overline{S_0} \cdot D_2) + (\overline{S_2} \cdot S_1 \cdot S_0 \cdot D_3) + (S_2 \cdot \overline{S_1} \cdot \overline{S_0} \cdot D_4) + (S_2 \cdot \overline{S_1} \cdot S_0 \cdot D_5) + (S_2 \cdot S_1 \cdot \overline{S_0} \cdot D_6) + (S_2 \cdot S_1 \cdot S_0 \cdot D_7).$$



Tabel Kebeneran

S ₂	S ₁	S ₀	Output Y
0	0	0	D ₀
0	0	1	D ₁
0	1	0	D ₂
0	1	1	D ₃
1	0	0	D ₄
1	0	1	D ₅
1	1	0	D ₆
1	1	1	D ₇

Implementasi di Logisim







Tugas Demultiplexer 1-to-8

- 1-to-N Demultiplexer: Rangkaian yg memiliki 1 input, $\log_{f02}(N)\log_2(N)\log_2(N)$ select lines, dan NNN output.
- Contoh: 1-to-8 Demultiplexer
 - input: 1
 - Select Lines: S0,S1,S2
 - Output: O0,O1,O2,O3.O4,O5,O6,O7
- Ekspresi logika output:

$$O_0 = \overline{S_2} \cdot \overline{S_1} \cdot \overline{S_0} \cdot I$$

$$O_1 = \overline{S_2} \cdot \overline{S_1} \cdot S_0 \cdot I$$

$$O_2 = \overline{S_2} \cdot S_1 \cdot \overline{S_0} \cdot I$$

$$O_3 = \overline{S_2} \cdot S_1 \cdot S_0 \cdot I$$

$$O_4 = S_2 \cdot \overline{S_1} \cdot \overline{S_0} \cdot I$$

$$O_5 = S_2 \cdot \overline{S_1} \cdot S_0 \cdot I$$



$$O_6 = S_2 \cdot S_1 \cdot \overline{S_0} \cdot I$$

$$O_7 = S_2 \cdot S_1 \cdot S_0 \cdot I$$


Tabel Kebenaran

S ₂	S ₁	S ₀	Output O ₀	Output O ₁	Output O ₂	Output O ₃	Output O ₄	Output O ₅	Output O ₆	Output O ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1


Implementasi di Logisim




Nama: Muhammad Rafli Rizkyanto
NPM: 202410715176
Praktikum4




Nama: Muhammad Rafli Rizkyanto
NPM: 202410715176
Praktikum4





Nama: Muhammad Rafli Rizkyanto
NPM: 202410715176
Praktikum4




Nama: Muhammad Rafli Rizkyanto
NPM: 202410715176
Praktikum4





Implementasi Gabungan Multiplexer-Demultiplexer



Kesimpulan

Dari praktikum ini saya bisa memahami bagaimana MUX dan DEMUX bekerja, terutama dalam memilih dan mengarahkan data berdasarkan sinyal selektor. Melalui simulasi di Logisim, rangkaian yang dibuat dapat berjalan sesuai tabel kebenaran. Praktikum ini membantu saya lebih paham konsep dasar sistem digital, khususnya proses pemilihan input pada MUX dan pembagian output pada DEMUX.

